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This invention relates to analog-to-digital converter
circuits, and more particularly to improvements therein.
The invention described herein was made in the per-
formance of work under a NASA contract and is subject •,
to the provisions of the National Aeronautics and Space
Act of 1958, Public Law 85-568 (72 Stat. 426; 42 U.S.C.
2451), as amended.
An object of this invention is to provide an analog-
to-digital converter circuit arrangement which is suitable
for use in ultra fast pulse height analysis.
Another object of this invention is the provision of an
analog-to-digital converter which is simple to construct.
Yet another object of the present invention is the
provision of a novel and unique analog-to-digital con-
verter circuit.
These and other objects of this invention may be
achieved in accordance with this invention by the provi-
sion of a circuit comprising a plurality of tunnel diodes
which are connected in series with one another. A con-
stant current source is connected across the series con-
nected tunnel diode string. A different transistor is con-
nected to the junction between each two tunnel diodes in
the string. An unknown voltage which is to be quantized
or converted to a digital representation is applied across
the tunnel diode string. The various transistors are
biased in the quiescent state so as to be drawing a very
small base current. The emitter voltage of a transistor
is increased when a tunnel diode to which that transistor
is connected transfers from one to the other of its stable
states. The output of each one of the transistors repre-
sents a different input voltage level and can be applied to
any desired indicating device. One preferred indicating
device is a separate counter for each of the different tran-
sistors. At the end of a given measuring interval, the
count indications of the various counters indicate the
energy levels of the signals which were received.
The novel features that are considered characteristic of
this invention are set forth with particularity in the ap-
psnded claims. The invention itself, both as to its orga-
niza t ion and method of operation, as well as additional
objects and advantages thereof, will best be understood
from the following description when read in connection
with the accompanying drawings, in which:
FIGURE 1 is a curve showing the characteristic of a
tunnel diode;
FIGURE 2 is a circuit diagram illustrating an idealized
version of an embodiment of the invention for the pur-
poses of explanation;
FIGURES 3A, 3fl, and 3C are curves showing the
characteristics of the. first three tunnel diodes in the string
of an embodiment of the invention;
FIGURE 4 is a curve representing the dynamic char-
acteristic of the tunnel diode string shown in FIGURE 2;
and
FIGURE 5 is a circuit diagram of an embodiment of
the invention.
Reference is now made to FIGURE 1 of the invention
which is a curve representing the current voltage char-
acteristics of a tunnel diode. The curve 10 represents
the voltage-current characteristic which is derived from
a typical S-type negative resistance element of which the
tunnel diode is an example. If the tunnel diode is con-
nected to a current source IQ, it will be noted that it has
two stable points in its characteristic indicated by the
points SA and SB on the characteristic curve 10. At point
SA, a. voltage VA exists across the tunnel diode; at points
SB the voltage is VB.
Assume, now, that the current applied to the tunnel
5 diode is increased to the value IP. The tunnel diode will
then switch until it comes to rest at its other stable point
SB. Upon the removal of the increased current, the tun-
nel diode will return to point Sc. It can be returned to
point SA by interruption and then re-application of bias
j0 current.
FIGURE 2 is a circuit diagram of an embodiment of
the invention, shown to explain the principles which ap-
ply thereto. In accordance with this invention, the
source of unknown signals 12 is connected through a
ly diode 14 to one side of a string of tunnel diodes, respec-
tively 16, 18, 20—, n. The tunnel diode n is connected
back to the other side of the source of unknown signals
12. A constant current source 24 is also connected to the
string of tunnel diodes.
20 A first transistor 26 has its base connected to the anode
of the first tunnel diode 16 in the string. A second tran-
sistor 28 has its base connected to the junction between
the anode and cathode of the respective second and first
tunnel diodes, respectively 18, 16. A third transistor 30
25 has its base connected to the junction between the anode
and cathode of the respective third and second tunnel
diodes in the string. A last transistor, n+10 has its base
connected to the junction of the anode of the n tunnel
diode and the cathode of the next-to-last tunnel diode
30 in the string. The collectors of all the transistors are
connected to a source of operating potential EB. Each
one of the transistors has its emitter connected to a sepa-
rate bias source, respectively 36, 38, 40, /i + 20, to be
biased to draw a very small base current IB during the
3o quiescent state.
FIGURES 3A, 3B, and 3C show the respective charac-
teristic curves 16C, 18C, 20C for tunnel diodes 16, 18, and
20. The constant current source supplies a total cur-
rent IQ to the tunnel diode string and the associated tran-
40 sistors. Referring now to the drawing, since each tran-
sistor draws a small base current IB, the quiescent stabi-
lization point $! for tunnel diode 16 is at IQ-!B- The
quiescent stabilization point $! for tunnel diode 18 is at
Jq-2IB, and the quiescent stabilization point Sj for tunnel
45 diode 20 is at I(j-3IB. The quiescent stabilization point
for tunnel diode n is IQ-;I!B.
Upon the application of an unknown voltage across the
tunnel diode string, since, as may be seen from the curve
16C, tunnel diode 16 requires the least amount of current
50 to be moved to its region of instability, it will fire first
and will move toward its second point of stability at S2.
As a consequence of the voltage increase at its base, tran-
sistor 26 is driven and its emitter voltage rises accord-
ingly. The output signal at the emitter is then applied
55 through the capacitor 66 to drive the counter 76.
Should the unknown voltage be sufficient to supply a
current of 2IB plus the same amount of current required
to go from IQ to the point of instability, as was required
for tunnel diode 16, then tunnel diode 18 is fired, and, in
" moving to its second stable point at S3, it produces enough
voltage at the base of transistor 28 to drive it and the
voltage at the emitter rises accordingly. The output signal
at the emitter of transistor 28 is applied by capacitor 68
to the counter 78.
If the unknown voltage is sufficient to supply a current
of 3IB plus the same amount of current required to go
from IQ to the point of instability, as is required for the
two preceding tunnel diodes, then tunnel diode 20 is fired.
70 Transistor 30 emitter voltage rises with the base voltage
and an output is applied from the emitter through ca-
pacitor 70 to counter 80.
65
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FIGURES 3A, 3B, and 3C are shown to assist in under-
standing the circuit operation.
FIGURE 4 shows a composite characteristic curve 50
for current-voltage conditions for the tunnel diode string
taken at point A on FIGURE 2, which is the junction 5
of the constant current source 24 with the first tunnel
diode 16, base of the transjstor 26, and the connection
from the unknown input voltage. Under quiescent con-
ditions, current IQ is provided, and, therefore, the line
drawn at IQ may represent the load line for the system. JQ
It determines the points of stability Si, S2, S3 which the
system will assume with each increase in the unknown
voltage which is applied. Initially, with a current IQ
and no unknown voltage input, there is a voltage V01
existing at point A. Upon receiving a voltage Vj from 15
the unknown signal source, the first tunnel diode in the
string is triggered. The voltage developed across the
tunnel diode string will be slightly larger than V02 until
the unknown voltage signal is removed, at which time
the voltage subsides to V0j and the string is at point Si 20
of its characteristic curve. The circuit will be maintained
at this point unless the current IQ is removed, at which
time point A will return to the conditions Sj.
In order to trigger the second tunnel diode in the
string, a voltage V2 must be provided by the unknown 25
signal source. This voltage must increase the current IQ
by an amount IB, as well as by the same basic amount of
current as was required to go from point Sj to the point
of instability. The third stability point for the junction
A is at S3 when the voltage across the string is at V03. 30
The voltage required, to fire the next tunnel diode in the
string is V3. This voltage must provide 2IB and the basic
amount of current. Accordingly, with the conditions de-
scribed, the last tunnel diode in the string is "more stable,"
i.e., more voltage is required to trigger it to the negative 3J
resistance region than is required for the next-to-the-last
(/j-1) tunnel diode. The next tunnel diode in the string
(n-2) is still nearer the negative resistance region than
either of the preceding tunnel diodes. The first tunnel
diode 16 which carries the most current will trigger on 40
the smallest voltage or current rise. The foregoing shows
why the tunnel diode string provides an orderly operation
in response to an applied unknown voltage, rather than
a random operation.
One need only supply enough current to any one of
 45
the tunnel diodes to arrive at the negative slope portion
of its dynamic characteristic. The rest of the energy
required to make the transition to its second stable state
is then supplied by the action of the current source and
tunnel diode negative resistance. The voltage increase 50
across a tunnel diode is applied to the base of a succeed-
ing transistor and the emitter voltage of that transistor
follows the base voltage. The output of a driven tran-
sistor is applied from its emitter through a capacitor to
advance the count of the counter coupled thereto. Ac- 55
cordingly, in response to an unknown voltage applied to
the tunnel diode strings, the number of tunnel diodes
transferred, as well as which ones, is dependent upon the
amplitude of the voltage applied. Each one of the tran-
sistors which is driven, i.e., 26 and 28, in response to an go
unknown voltage applied to the tunnel diode string, drives
the following counters (i.e., 76, 78). The value of an
applied voltage is indicated by the counters. The energy
distribution of a series of unknown voltages is indicated
by the counts in the counters. 65
Since this invention attempts to quantize a voltage
signal into discrete levels, it is important that the differ-
ence of neighboring levels or channel voltage widths
remain as constant as possible. From FIGURE 4, it may
be observed that the voltage difference between any two 70
levels is directly associated with one particular negative
resistance element. Thus, each channel voltage width is
principally related to the voltage transition of one non-
linear negative resistance element.
No reset apparatus is shown in FIGURE 2. In order 75
to reset the circuit shown, it is necessary to either 1§K\
porarily remove the constant current supply IQ or to
temporarily clamp the point at the top of the tunnel diode
string to a given voltage level with a suitable transistor
switch (not .shown) after a desired interval for reading
has passed.
FIGURE 5 is a circuit diagram of a preferred arrange-
ment for this invention which automatically resets and
does not, therefore, require any auxiliary reset apparatus.
Those circuit components in FIGURE 5 which perform
the same functions as circuit components shown in FIG-
URE 2 are given similar reference numerals. Effectively,
the difference comprises providing a voltage source 82 to
bias the tunnel diode string to a voltage at which a cur-
rent IQ will flow. The multiple bias applied for the
respective transistors 26 through n+10 are replaced by
a single transistor bias source 81 from which connection
is made to the respective emitters of the transistors 26,
28, 30, rt+10, through respective resistors 86, 88, 90,
H-f-80.
The circuit shown in FIGURE 5 will return to the
original quiescent state a few millimicro seconds after an
input signal is removed. The delay in return is caused
by stray circuit capacitance and input circuit inductance
represented as a lumped inductance 100 by the dotted lines
which are connected'between the diode 14 and the first
tunnel diode 16. This stray input circuit inductance is
usually sufficient to sustain well defined converter ele-
ment transitions. The circuit shown in FIGURE 5 is
capable of closely tracking all available pulse sources
having up to 100 millimicro second rise time.
There has accordingly been described and shown here-
in a novel, useful, and simple analog-to-digital converter.
This converter can convert input voltage into amplitude
level indications at an extremely rapid rate, and further
can follow pulse height changes at an extremely rapid
rate. The device constitutes a solid 'state analog-to-
digital converter.
I claim:
1. An analog-to-digital converter comprising a plu-
rality of negative resistance elements each having -the
characteristic that' for a constant current applied there-
across the element has two stable states, the voltage across
each.said element being different when it is in its second
stable state than when it is in its first stable state, and
said element being capable of being triggered from one
to the other of its stable states by altering the voltage
applied thereacross by a predetermined amount, means
connecting said plurality of negative resistance elements
in series, a separate means for detecting the output of one
of said negative resistance elements when it is transferred
from its first to its second state of stability for each one
of said negative resistance elements, means for connecting
each one of said means for detecting to a different one
of said negative resistance elements, means for applying
an unknown signal whose amplitude is desired to be
digitalized across all said negative resistance elements, and
means for utilizing the outputs, of said means for detecting.
2. An apparatus as recited in claim 1 wherein each
one of said negative resistance means is a tunnel diode.
3. An apparatus as recited in claim 1 wherein each one
of said means for detecting draws a quiescent state cur-
rent through said negative resistance means.
4. An analog-to-digital converter comprising a plurality
of. tunnel diodes, each tunnel diode having an S-type
negative characteristic whereby for a constant current
bias it manifests a first and second stable state and can
be driven from the first to the second stable state by in-
creasing the voltage existing thereacross, means for con-
necting said plurali ty of tunnel diodes in series, means
for applying a constant current bias across said tunnel
diodes to place them in their first stable state, a separate
voltage responsive detecting means to detect when a tunnel
diode is driven from its firsl to its second stable state
for each one of the tunnel diodes, means each coupling
3,210,997
eacb> voltage responsive detecting means to each tunnel
mode, and means for connecting said source of signals to
be analyzed across said tunnel diodes connected in
series whereby the number of tunnel diodes which are
driven from their first to their second stable states is
determined by the amplitude of a signal applied across
said tunnel diodes connected in series from said source
of signals.
5. An analog-to-digital converter as recited in claim 4
wherein each one of said voltage responsive detecting
means includes means for biasing each of said voltage
responsive detecting means for deriving a quiescent cur-
rent from said plurality of tunnel diodes connected in
series.
6. An analog-to-digital converter as recited in claim 4
wherein each of said voltage responsive detecting means
includes a transistor.
7. An analog-to-digital converter comprising a plurality
of tunnel diodes connected in a series string each of said
tunnel diodes having two stable states and being transfer-
able from one to the other, a plurality of transistors each
having collector, base and emitter electrodes, means for
connecting each one of said transistor bases to a different
one of said tunnel diode anodes, means for applying a
bias to each one of said transistor emitters, means for
applying operating potential to Ihe collectors of each one
of said transistors, means for applying a bias across said
series connected tunnel diodes to bias them to the first
of their two states of stability and in conjunction with
the bias applied to the emitters of said transistors to
supply each one of said transistors with a base current,
means for applying the signal to be digitalized across the
series connected tunnel diodes, and means responsive to
the output derived from said transistors when the asso-
ciated tunnel diode transfers from the first to its second
stable state to digitally indicate the amplitude of said un-
known signal.
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